Introduction
The Stanford Linear Accelerator is presently being upgraded for the SLAC Linear Collider project. The energy is to be increased from approximately 31 GeV to 50 GeV. Two electron beams and one positron beam are to be accelerated with high demands on the quality of the beams. The beam specifications are shown below in To meet these specifications, all parameters influencing the beams have to be under tight control and continuous surveillance. This task is accomplished by a new computer system implemented at SLAC which has, among many other functions, control over RF accelerating fields.
Historically, the 3 km long SLAC linear accelerator provides RF accelerating fields at 2856 MHz using about 245 high-power klystron stations.' The stations are grouped into thirty sectors with eight klystrons each, plus an injection sector. The distribution of the RF signal and the typical layout in the first sectors is indicated in Fig. 1 klystron power towards the accelerating structure. The pulse at this point has the shape as shown in Fig. 2 . The 0.8 jus long pulse with a peak power of 300 MW is filling the accelerator structures, four per station, each with a filling time of 0.8 js.
The three SLC beam bunches are then accelerated through the accelerator structure at the appropriate time. In order to meet the high quality requirements of the SLC beams, the amplitude and phase of the accelerating RF fields have to be very stable from pulse to pulse. Table 2 shows the established jitter specification for Sectors 2-30. Sectors 0 and 1 are somewhat less critical since the beam emittance is improved in electron and positron damping rings after Sector 1. (Fig. 1 ).
For the phase measurement a stable reference is required. Phase reference lines were developed operating in conjunction with the MDL, whose electrical length is measured.
To allow computer control of all the RF systems a variety of RF control elements were developed such as phase shifters and attenuators operating at power levels from milliwatts to kilowatts. In some cases fast-acting low-power control elements are used in conjunction with a newly developed transistor amplifier capable of producing 450 W of pulsed power at S-band. This amplifier provides the drive signal to high-power klystrons and is considered a candidate for replacement of the sub-booster klystron. In the following report, each of these systems or components are described in greater detail. Eventually a rough overview of the computer architecture will be presented. The operation of the system will be described using interesting linearization procedures. Phase and Amplitude Detector The phase and amplitude detector has the following functions: provide a measurement of amplitude and phase of microwave pulses in the watt to kilowatt peak power range at 2856 MHz with pulse widths of 0.1 to 5 jus; produce video signals of the pulse measurement; take a sample of amplitude and phase at a computer-controlled sampling time and digitize these values; provide instrument control and calibration functions.
Physically, the instrument consists of two separate units (see Fig. 3 ). An RF head3 contains the microwave printed circuit, video processing electronics and digitizing electronics. The controlling microprocessor is contained in a CAMAC module, the so-called Parallel Input/Output Processor (PIOPI.4
The SLAC RF system was originally built with emphasis on stability. Much attention was given to stabilizing all drive lines and waveguides, as well as the accelerator sections themselves, with temperature controlled water. Many klystron parameters are regulated. So, with only minor improvements, the SLC requirements for short-term stabilities can be met by a well-behaved station. However, detection of misbehaving stations and their diagnostics was considered essential. Also, long-term stability should be measured to detect environmental influences or drifts.
A computer controlled phase and ampli- Fig. 4 The circuit uses high power PIN diodes6 in a reflective mode which allows change of magnitude of reflection with only little variation in phase. An attenuation range of 35 dB can easily be optimized with a phase variation of < 100. At the high power level, the PIN diodes do not display the ideal variable resistor behavior which leads to pulse distortion in regions of low bias current. Two effects occur with opposite results on the pulse shape. One is a depletion of charges in the transition region by the high RF currents when small bias currents are used. This effect can be minimized by using diodes with a long transition region and even adding additional diodes in series. The other effect is an actual rectification of the RF signal producing a bias current which self-biases the PIN diodes. This effect is dealt with by not providing a path for this bias current to flow. So the high power attenuator has to be driven by a high impedance, low capacitance current source. The pulse distortion starts to be in the order of 0.5 dB at 10 dB of attenuation of a 5 ps pulse at 2 kW power level.
Computer Controlled Phase Shifters Two types of phase shifters are in use. A low-power version usable below 40 mW provides 1800 of continuous phase shift with a control voltage of 0-10 V (Fig. 6) . A quasi-linear phase versus control voltage response is achieved by matching the nonlinear capacitance change of the varactor diodes to the nonlinearity of the phase of a variable reflection caused by the capacitance of the diodes3'7 (Fig. 7) . Variations in insertion loss over the control range have been minimized to t0.1 db by use of lossy series elements. 7 The phase shifter is being used in all positions where phase can be controlled at low power, including the phase/amplitude detector and applications at different frequencies, i.e., 476 MHz and 178 MHz. At the control input to the high-power klystrons at power levels of as much as 2 kW pulsed power, solid state phase shifters become impractical for continuously variable devices or cumbersome for switched devices using PIN diodes. For the SLC upgrade it was decided to continue to utilize the original mechanical phase shifters and control them from the computer via a stepping motor control. The phase shifters consist of circular waveguide sections with circularly polarized fields and a rotating half-wave length section producing the phase shift.8 It can shift the phase by 720 electrical degrees for a full 3600 mechanical rotation with a linear relationship between the two. The computer knows the position of this phase shifter by counting the steps of the stepping motor and referring to an optical reference point.
Solid State Power Amplifier9
To be able to use fast-acting low-power phase shifters or have independent control over one station, a solid-state power amplifier was developed. The amplifier provides the drive level required by high-power klystrons. Just recently bi-polar transistors have become available, providing as much as 60 W of output power at 2.7-3.1 GHz with a pulse width of 100 ,us and 10% duty cycle.10 Combining eight such transistors as output stage and providing the proper drive stages has resulted in a amplifier package with 450 W of output power at 2856 MHz.
Some constant phase droop during the 5 us pulse length of approximately 200 can be corrected by a feed-forward loop which applies an appropriate correction signal to a variable phase shifter at the input of the amplifier. The lifetime performance of the amplifiers is very promising and 4000 hours of operation have so far been accumulated without degradation or failure. Since the amplifier is a Class C device operating at a fixed power level, a high-power variable attenuator has to follow it if power level to the klystron is to be controlled.
SLC Computer Control System
The central part of the SLC control system is a VAX host computer (Fig. 8) To improve linearity of the phase detection, an off-line calibration routine located in the host computer can be run which measures the detected phase in comparison to the linear control phase shifter in the klystron drive. The program then uses the linear least squares method to calculate a polynomial which is stored in the data base in the cluster micro to be used for PAD data correction.
RF Control System Performance The described system has been in operation in one-third of the SLAC linac for six months and has functioned very well. The availability of accurate long-term phase information has proven very valuable to the linac operation and fast fault detection is possible due to the jitter information on phase and amplitude and has led to improvements of the performance in individual stations.
